ISSN 0021-3454 (print version)
ISSN 2500-0381 (online version)
Menu

2
Issue
vol 67 / February, 2024
Article

DOI 10.17586/0021-3454-2021-64-9-697-708

UDC 004.052.32+681.518.5

SYNTHESIS OF BUILT-IN CONTROL CIRCUITS FOR COMBINATIONAL DIGITAL DEVICES BY THE METHOD OF SELF-DUAL COMPLEMENT TO THE BERGER CODE

D. V. Ephanov
PSTU; Department of Automation and Telemechanics on the Railways


V. V. Sapozhnikov
PSTU; Professor, Department of Automation and Telemechanics on the Railways


V. V. Sapozhnikov
PSTU; Professor, Department of Automation and Telemechanics on the Railways


Read the full article 

Abstract. A new structure is presented for a self-checking combinational device with a built-in control circuit implemented according to self-dual complement method for summation codes. In contrast to the known ones, the proposed structure uses a summation code encoder, which makes it possible to reduce the number of controlled functions. The considered method is a development of the known control methods - self-dual parity and self-dual duplication. No malfunctions that distort the outputs of the encoder on direct and inverse combinations are found in the object of diagnostics. The probability of the existence of such faults is low, and therefore a sharp increase in the percentage of error coverage can be expected compared to using the parity code and, quite possibly, compared to duplication with self-dual complement. The use of the method makes it possible to synthesize simpler devices than with the duplication method, as well as to build completely self-checking devices, even in the case when this is impossible during duplication. It is possible to optimize indicators of the technical implementation of the built-in control scheme complexity by choosing the simplest blocks for calculating correcting functions from their entire variety.
Keywords: self-checking embedded control circuit, self-dual complement, summation code, Berger code, Bose-Lin code, self-dual parity, self-dual duplication, self-dual control over codes with summation, structural redundancy reduction

References:
  1. Pospelov D.A. Logicheskiye metody analiza i sinteza skhem (Logical Methods of Analysis and Synthesis of Circuits), Moscow, 1974, 368 р. (in Russ.)
  2. Sogomonyan E.S., Slabakov E.V. Samoproveryaemye ustroystva i otkazoustoychivye sistemy (The Self-Checked Devices and Failure-Safe Systems), Moscow, 1989, 208 р. (in Russ.)
  3. Abramovici M., Breuer M.A., Friedman A.D. Digital System Testing and Testable Design, New Jersey, IEEE Press, 1998, 652 p.
  4. Lala P.K. Self-Checking and Fault-Tolerant Digital Design, San Francisco, Morgan Kaufmann Publishers, 2001, 216 p.
  5. Fujiwara E. Code Design for Dependable Systems: Theory and Practical Applications, John Wiley & Sons, 2006, 720 p.
  6. Nicolaidis M., Zorian Y. Journal of Electronic Testing: Theory and Application, 1998, no. 1–2(12), pp. 7–20, DOI: 10.1023/A:1008244815697.
  7. Mitra S., McCluskey E.J. Proceedings of International Test Conference, 2000, USA, Atlantic City, NJ, 03–05 October 2000, pp. 985–994, DOI: 10.1109/TEST.2000.894311.
  8. Parkhomenko P.P., Sogomonyan E.S. Osnovy tekhnicheskoy diagnostiki. Optimizatsiya algoritmov diagnostirovaniya, apparaturnye sredstva (Basics of Technical Diagnostics. Optimization of Algorithms of Diagnosing, Hardware Means), Moscow, 1981, 320 р. (in Russ.)
  9. Drozd A.V., Kharchenko V.S., Antoshchuk S.G., Drozd Yu.V., Drozd M.A., Sulima Yu.Yu. Rabochee diagnostirovanie bezopasnykh informatsionno-upravlyayushchikh sistem (Working Diagnosing of Safe Management Information Systems), Khar'kov, 2012, 614 p. (in Russ.)
  10. Berezyuk N.T., Andrushchenko A.G., Moshchitskiy S.S., Glushkov V.I., Benesha M.M., Gavrilov V.A. Kodirovaniye informatsii (dvoichnyye kody) (Information coding (binary codes)), Khar'kov, 1978, 252 р. (in Russ.)
  11. Borden J.M. Information and Control, 1982, no. 1–2(53), pp. 66–73, DOI: 10.1016/S0019-9958(82)91125-1.
  12. Freiman C.V. Information and Control, 1962, no. 1(5), pp. 64–71, DOI: 10.1016/S0019-9958(62)90223-1.
  13. Sapozhnikov V.V., Sapozhnikov Vl.V., Efanov D.V. Kody s summirovaniyem dlya sistem tekhnicheskogo diagnostirovaniya. T. 1. Klassicheskiye kody Bergera i ikh modifikatsii (Summed Codes for Technical Diagnostic Systems. Vol. 1. Classical Berger Codes and Their Modifications), Moscow, 2020, 383 р. (in Russ.)
  14. Berger J.M. Information and Control, 1961, no. 1(4), pp. 68–73, DOI: 10.1016/S0019-9958(61)80037-5.
  15. Das D., Touba N.A. Proceedings of the 17th IEEE VLSI Test Symposium, USA, CA, Dana Point, April 25–29, 1999, pp. 370–376.
  16. Sapozhnikov V.V., Sapozhnikov Vl.V., Efanov D.V. Kody s summirovaniyem dlya sistem tekhnicheskogo diagnostirovaniya. T. 2. Vzveshennyye kody s summirovaniyem (Summed Codes for Technical Diagnostic Systems. Vol. 2. Weighted Codes with Summation), Moscow, 2021, 456 р. (in Russ.)
  17. Reynolds D.A., Meize G. IEEE Transactions on Computers, 1978, no. 12(C-27), pp. 1093–1098.
  18. Sapozhnikov V.V., Sapozhnikov Vl.V. Gessel M. Samodvoystvennyye diskretnyye ustroystva (Self-Dual Discrete Devices), St. Petersburg, 2001, 331 р. (in Russ.)
  19. Efanov D., Sapozhnikov V., Sapozhnikov Vl., Osadchy G., Pivovarov D. Proceedings of 17th IEEE East-West Design & Test Symposium (EWDTSʼ2019), Batumi, Georgia, September 13–16, 2019. pp. 136—143. DOI: 10.1109/EWDTS.2019.8884398.
  20. Saposhnikov Vl.V., Dmitriev A., Goessel M., Saposhnikov V.V. Proceedings of 14th IEEE VLSI Test Symposium, USA, Princeton, 1996, pp. 162–168.
  21. Saposhnikov Vl.V., Saposhnikov V.V., Dmitriev A., Goessel M. Proceedings of 7th Asian Test Symposium, Singapore, 1998, pp. 296–300.
  22. Das D., Touba N.A. Journal of Electronic Testing: Theory and Applications, 1999, no. 1–2(15), pp. 145–155, DOI: 10.1023/A:1008344603814.
  23. Patent US 747533, Self-Checking Error Checker for Two-Rail Coded Data, W.C. Carter, K.A. Duke, P.R. Schneider, Priority July 25, 1968, Published Jan. 26, 1971.
  24. Nikolos D. Chapter 7 in On-Line Testing for VLSI, 1998, pp. 69–79, DOI 10.1007/978-1-4757-60-69-9_7.
  25. Jha N.K. IEEE Transaction on Computer-Aided Design, 1991, no. 1(10), pp. 136–143, DOI 10.1109/43.62799.
  26. Piestrak S.J. Design of Self-Testing Checkers for Unidirectional Error Detecting Codes, Wrocław, Oficyna Wydawnicza Politechniki Wrocłavskiej, 1995, 111 p.
  27. Nikolos D., Kavousianos X. Proceedings of the 17th IEEE VLSI Test Symposium, April 25–29, 1999, Dana Point, USA, pp. 354–360.
  28. Busaba F.Y., Lala P.K. Journal of Electronic Testing: Theory and Applications, 1994, no. 5(5), pp. 19–28, DOI: 10.1007 / BF00971960.
  29. Morosow A., Saposhnikov V.V., Saposhnikov Vl.V., Goessel M. VLSI Design, 1998, no. 4(5), pp. 333–345, DOI: 10.1155/1998/20389.
  30. Matrosova A.Yu., Levin I., Ostanin S.A. VLSI Design, 2000, no. 1(11), pp. 47–58, DOI: 10.1155/2000/46578.
  31. Göessel M., Ocheretny V., Sogomonyan E., Marienfeld D. New Methods of Concurrent Checking: Edition 1, Dordrecht, Springer Science+Business Media B.V., 2008, 184 p.
  32. Gessel M., Dmitriev A.V., Sapozhnikov V.V., Sapozhnikov Vl.V. Automation and Remote Control, 1999, no. 11(60), pp. 1653–1663.
  33. Sapozhnikov V.V., Sapozhnikov Vl.V. Samoproveryaemye diskretnye ustroystva (The Self-Checked Discrete Devices), St. Petersburg, 1992, 224 p. (in Russ.)