ISSN 0021-3454 (print version)
ISSN 2500-0381 (online version)
Menu

1
Issue
vol 66 / January, 2023
Article

DOI 10.17586/0021-3454-2017-60-6-513-518

UDC 681.32

FPGA LOGIC ELEMENT FOR IMPLEMENTATION OF DISJUNCTIVE NORMAL FORM

A. V. Grekov
Perm Military Institute of National Guard Troops of the Russian Federation, Department of Software Computer Technology and Automated Systems; Associate Professor


S. F. Tyurin
Perm National Research Polytechnic University, Department of Automation and Telemechanics; Professor


Read the full article 

Abstract. Logical element of programmable logic integrated circuits of FPGA (field-programmable gate array) type is called in foreign sources LUT (Look Up Table), i.e. it is essentially a truth table of a logic function. This implementation is based on the perfect disjunctive normal forms (PDNF) representation of the logic functions that require significant hardware costs, as opposed to the implementation in the disjunctive normal form (DNF), used with the 70-ies of XX century in the programmable logic array (PLA). At the same time, much of the logic functions implemented by a number k of conjunctions is much smaller than the total number of sets of n binary variables. However, for programming the PLA requires special programmers, whereas the configuration LUT is loaded into random access memory (RAM or SRAM). A DNF-LUT is proposed to implement a system of logical functions in DNF which significantly reduces the hardware cost of implementing the logic of programmable logic integrated circuits with no deterioration of the performance. Complexity of the proposed technical solutions and the results of functional simulation are analyzed.
Keywords: logical element, PLD of FPGA type, Look Up Table, disjunctive normal form, transistor

References:
  1. Ugryumov E.P. Tsifrovaya skhemotekhnika (Digital Circuitry), St. Petersburg, 2007, 800 р. (in Russ.)
  2. http://www.kit-e.ru/articles/plis/2010_11_56.php. (in Russ.)
  3. http://kit-e.ru/assets/files/pdf/2006_12_30.pdf. (in Russ.)
  4. file:///C:/Users/%D0%A2%D1%8E%D1%80%D0%B8%D0%BD/Desktop/%D0%A6%D1%8B%D0%B1%D0%B8%D0%BD%2010%20%D0%B3%D0%BE%D0%B4.pdf. (in Russ.)
  5. Patent RU 2503993, Programmiruemoe logicheskoe ustroystvo (Programmable Logic Device), Tyurin S.F., Nabatov A.V., Gromov O.A., Grekov A.V., Karlov D.A., Published 10.01.2014, Bulletin 1. (in Russ.)
  6. Patent RU 2544750, Programmiruemoe logicheskoe ustroystvo (Programmable Logic Device), Tyurin S.F., Published 20.03.2015, Bulletin 8. (in Russ.)
  7. Ullman J.D. Computational Aspects of VLSI, Computer Science Press, 1984.
  8. Tyurin S.F., Grekov A.V. Intern. J. of Applied Engineering Research, 2015, no. 10(14), рр. 34433–34442, ISSN 0973-4562.